

	L #	Hits	Search Text	DBs
1	L4	493	(select\$3 execut\$3) near20 (thread context) near20 (sequential\$3 robin)	USPAT; US_PGPUB
2	L5	1692	(instruction adj2 (pointer counter) ip (address near10 (fetch\$3 prefetch\$3))) near20 (thread context)	USPAT; US_PGPUB
3	L6	75	4 and 5	USPAT; US_PGPUB
4	L9	1	7 and 8	EPO; JPO; DERWENT; IBM_TDB
5	L10	1889	(instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (thread context)	USPAT; US_PGPUB
6	L11	19	4 and 10 not 6	USPAT; US_PGPUB
7	L12	114	(instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (thread context)	EPO; JPO; DERWENT; IBM_TDB
8	L13	2	7 and "13"	EPO; JPO; DERWENT; IBM_TDB
9	L14	3	7 and 12	EPO; JPO; DERWENT; IBM_TDB
10	L8	89	(instruction adj2 (pointer counter) ip (address near10 (fetch\$3 prefetch\$3))) near20 (thread context)	EPO; JPO; DERWENT; IBM_TDB
11	L7	34	(select\$3 execut\$3) near20 (thread context) near20 (sequential\$3 robin)	EPO; JPO; DERWENT; IBM_TDB
12	L20	45	(plural plurality multiple multiplicity several number) adj2 (instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (multithread\$3 thread context) not (6 11)	USPAT; US_PGPUB
13	L21	1	(plural plurality multiple multiplicity several number) adj2 (instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (multithread\$3 thread context) not 14	EPO; JPO; DERWENT; IBM_TDB

opf[3:0]

[8:4]	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	-	FMOVs	FMOVd	FMOVq	-	FNEGs	FNEGd	-	FABSS	FABSD	FABSq	-	-	-	-	
01	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
02	-	-	-	-	-	-	-	-	-	-	FSQRTs	FSQRTd	FSQRTq	-	-	
03	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
04	-	FADDS	FADDd	FADDq	-	FSUBs	FSUBd	FSUBq	-	FMULTs	FMULTd	FMULTq	-	FDIVs	FDIVd	
05	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
06	-	-	-	-	-	-	-	-	-	-	FSMULd	-	-	-	FdMulq	
07	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
08	-	FsT0x	FdT0x	FqT0x	FxT0s	-	-	-	FxT0d	-	-	FxT0q	-	-	-	
09	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
0A	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
0B	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
0C	-	-	-	-	FiT0s	-	FdT0s	FqT0s	FiT0d	FsT0d	-	FqT0d	FiT0q	FsT0q	FdT0q	
0D	-	-	-	-	FdT0i	-	-	-	-	-	-	-	-	-	-	
0E..1F	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

FIG. 4

rd	op3	rs1	x	x	opf	rs2
31 30 29	25 24	19 18	14 13 12	5 4	0	
16		13	RF	12		
			RF	9		

FIG. 5

rd	op3	rs1	x	x	opf	rs2
31 30 29	25 24	19 18	14 13	9	54	0
16		13	RF	12		
			RF	9		

	Document ID	U	Title	Current OR
1	US 20040 05499 0 A1	<input type="checkbox"/>	Post-pass binary adaptation for software-based speculative precomputation	717/124
2	US 20040 03475 9 A1	<input checked="" type="checkbox"/>	Multi-threaded pipeline with context issue rules	712/1
3	US 20040 03286 5 A1	<input checked="" type="checkbox"/>	Apparatus and method for establishing a call connection state in a packet data communication system	370/367
4	US 20030 21266 0 A1	<input checked="" type="checkbox"/>	Database scattering system	707/1
5	US 20030 18956 5 A1	<input checked="" type="checkbox"/>	Single semiconductor graphics platform system and method with skinning, swizzling and masking capabilities	345/418
6	US 20030 11295 6 A1	<input checked="" type="checkbox"/>	Transferring a call to a backup according to call context	379/221 .01
7	US 20030 11224 6 A1	<input checked="" type="checkbox"/>	Blending system and method in an integrated computer graphics pipeline	345/519
8	US 20030 11224 5 A1	<input checked="" type="checkbox"/>	Single semiconductor graphics platform	345/506
9	US 20030 10305 4 A1	<input checked="" type="checkbox"/>	Integrated graphics processing unit with antialiasing	345/506
10	US 20030 10305 0 A1	<input checked="" type="checkbox"/>	Masking system and method for a graphics processing framework embodied on a single semiconductor platform	345/426
11	US 20030 09754 8 A1	<input checked="" type="checkbox"/>	Context execution in pipelined computer processor	712/228
12	US 20030 06160 1 A1	<input checked="" type="checkbox"/>	Data processing apparatus and method, computer program, information storage medium, parallel operation apparatus, and data processing system	717/144
13	US 20030 04111 0 A1	<input checked="" type="checkbox"/>	System, Method and Structure for generating and using a compressed digital certificate	709/206
14	US 20030 03880 8 A1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for a sequencer in a transform/lighting module capable of processing multiple independent execution threads	345/506
15	US 20030 03722 8 A1	<input checked="" type="checkbox"/>	System and method for instruction level multithreading scheduling in a embedded processor	712/245
16	US 20030 03497 5 A1	<input checked="" type="checkbox"/>	Lighting system and method for a graphics processor	345/426
17	US 20030 02072 0 A1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for a sequencer in a transform/lighting module capable of processing multiple independent execution threads	345/506

Document ID	U	Title	Current OR
18 US 20030 00969 4 A1	<input checked="" type="checkbox"/>	Hardware architecture, operating system and network transport neutral system, method and computer program product for secure communications and messaging	713/201
19 US 20030 00964 8 A1	<input checked="" type="checkbox"/>	Apparatus for supporting a logically partitioned computer system	711/202
20 US 20030 00526 2 A1	<input checked="" type="checkbox"/>	Mechanism for providing high instruction fetch bandwidth in a multi-threaded processor	712/207
21 US 20020 19909 6 A1	<input checked="" type="checkbox"/>	System and method for secure unidirectional messaging	713/153
22 US 20020 19900 1 A1	<input checked="" type="checkbox"/>	System and method for conducting a secure response communication session	709/227
23 US 20020 19693 5 A1	<input checked="" type="checkbox"/>	Common security protocol structure and mechanism and system and method for using	380/37
24 US 20020 19625 9 A1	<input checked="" type="checkbox"/>	Single semiconductor graphics platform with blending and fog capabilities	345/506
25 US 20020 19450 1 A1	<input checked="" type="checkbox"/>	System and method for conducting a secure interactive communication session	713/201
26 US 20020 19448 3 A1	<input checked="" type="checkbox"/>	System and method for authorization of access to a resource	713/185
27 US 20020 18074 0 A1	<input checked="" type="checkbox"/>	Clipping system and method for a single graphics semiconductor platform	345/506
28 US 20020 17836 0 A1	<input checked="" type="checkbox"/>	System and method for communicating a secure unidirectional response message	713/170
29 US 20020 16591 2 A1	<input checked="" type="checkbox"/>	Secure certificate and system and method for issuing and using same	709/203
30 US 20020 10800 3 A1	<input checked="" type="checkbox"/>	COMMAND QUEUEING ENGINE	710/39
31 US 20020 10551 9 A1	<input checked="" type="checkbox"/>	Clipping system and method for a graphics processing framework embodied on a single semiconductor platform	345/426
32 US 20020 04784 6 A1	<input checked="" type="checkbox"/>	System, method and computer program product for performing a scissor operation in a graphics processing framework embodied on a single semiconductor platform	345/522
33 US 20020 03841 6 A1	<input checked="" type="checkbox"/>	System and method for reading and writing a thread state in a multithreaded central processing unit	712/228
34 US 20020 02755 3 A1	<input checked="" type="checkbox"/>	Diffuse-coloring system and method for a graphics processing framework embodied on a single semiconductor platform	345/426


9

US 6,539,469 B1

5

	Document ID	U	Title	Current OR
35	US 20020 01386 6 A1	<input checked="" type="checkbox"/>	RETRIEVAL CHANNELS FOR A DATA CONTROLLER	710/22
36	US 20020 00266 7 A1	<input checked="" type="checkbox"/>	System and method for instruction level multithreading in an embedded processor using zero-time context switching	712/228
37	US 20010 01870 1 A1	<input checked="" type="checkbox"/>	Performance enhancements for threaded servers	718/105
38	US 20010 01762 6 A1	<input checked="" type="checkbox"/>	Graphics processing unit with transform module capable of handling scalars and vectors	345/501
39	US 20010 00520 9 A1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for a transform module in a graphics processor	345/506
40	US 66878 12 B1	<input checked="" type="checkbox"/>	Parallel processing apparatus	712/230
41	US 66503 31 B2	<input checked="" type="checkbox"/>	System, method and computer program product for performing a scissor operation in a graphics processing framework embodied on a single semiconductor platform	345/522
42	US 66503 30 B2	<input checked="" type="checkbox"/>	Graphics system and method for processing multiple independent execution threads	345/506
43	US 66503 25 B1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for boustrophedonic rasterization	345/426
44	US 65973 56 B1	<input checked="" type="checkbox"/>	Integrated tessellator in a graphics processing unit	345/423
45	US 65773 09 B2	<input checked="" type="checkbox"/>	System and method for a graphics processing framework embodied utilizing a single semiconductor platform	345/426
46	US 65739 00 B1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for a sequencer in a transform/lighting module capable of processing multiple independent execution threads	345/537
47	US 65642 67 B1	<input checked="" type="checkbox"/>	Network adapter with large frame transfer emulation	709/250
48	US 65156 71 B1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for a vertex attribute buffer in a graphics processor	345/506
49	US 65045 42 B1	<input checked="" type="checkbox"/>	Method, apparatus and article of manufacture for area rasterization using sense points	345/441
50	US 64704 43 B1	<input checked="" type="checkbox"/>	Pipelined multi-thread processor selecting thread instruction in inter-stage buffer based on count information	712/205
51	US 64627 37 B2	<input checked="" type="checkbox"/>	Clipping system and method for a graphics processing framework embodied on a single semiconductor platform	345/426
52	US 64525 95 B1	<input checked="" type="checkbox"/>	Integrated graphics processing unit with antialiasing	345/426
53	US 64496 66 B2	<input checked="" type="checkbox"/>	One retrieval channel in a data controller having staging registers and a next pointer register and programming a context of a direct memory access block	710/23
54	US 64386 71 B1	<input checked="" type="checkbox"/>	Generating partition corresponding real address in partitioned mode supporting system	711/173
55	US 64271 61 B1	<input checked="" type="checkbox"/>	Thread scheduling techniques for multithreaded servers	718/102

Director of the United States Patent and Trademark Office
JAMES E. ROGAN



Second Day of September, 2003

Signed and Sealed this

Line 30, delete "modem", insert -- modem --.
COLUMN 1.

hereby corrected as shown below:
It is certified that error appears in the above-identified patent and that said Letters Patent is

PATENT NO. : 6,539,469 B1
INVENTOR(S) : Jesse Pan
DATED : March 25, 2003
Page 1 of 1

CERTIFICATE OF CORRECTION
UNITED STATES PATENT AND TRADEMARK OFFICE

	Document ID	U	Title	Current OR
56	US 64178 51 B1	<input checked="" type="checkbox"/>	Method and apparatus for lighting module in a graphics processor	345/426
57	US 63534 39 B1	<input checked="" type="checkbox"/>	System, method and computer program product for a blending operation in a transform module of a computer graphics pipeline	345/561
58	US 63428 88 B1	<input checked="" type="checkbox"/>	Graphics processing unit with an integrated fog and blending operation	345/426
59	US 63361 50 B1	<input checked="" type="checkbox"/>	Apparatus and method for enhancing data transfer rates using transfer control blocks	710/5
60	US 63245 94 B1	<input checked="" type="checkbox"/>	System for transferring data having a generator for generating a plurality of transfer extend entries in response to a plurality of commands received	710/5
61	US 62232 02 B1	<input checked="" type="checkbox"/>	Virtual machine pooling	718/102
62	US 62125 42 B1	<input checked="" type="checkbox"/>	Method and system for executing a program within a multiscalar processor by processing linked thread descriptors	718/102
63	US 61984 88 B1	<input checked="" type="checkbox"/>	Transform, lighting and rasterization system embodied on a single semiconductor platform	345/426
64	US 60731 59 A	<input checked="" type="checkbox"/>	Thread properties attribute vector based thread selection in multithreading processor	718/103
65	US 59616 39 A	<input checked="" type="checkbox"/>	Processor and method for dynamically inserting auxiliary instructions within an instruction stream during execution	712/242
66	US 59535 20 A	<input checked="" type="checkbox"/>	Address translation buffer for data processing system emulation mode	703/26
67	US 59499 94 A	<input checked="" type="checkbox"/>	Dedicated context-cycling computer with timed context	712/228
68	US 59139 25 A	<input checked="" type="checkbox"/>	Method and system for constructing a program including out-of-order threads and processor and method for executing threads out-of-order	712/206
69	US 58871 66 A	<input checked="" type="checkbox"/>	Method and system for constructing a program including a navigation instruction	718/102
70	US 58128 11 A	<input checked="" type="checkbox"/>	Executing speculative parallel instructions threads with forking and inter-thread communication	712/216
71	US 57817 76 A	<input checked="" type="checkbox"/>	Industrial controller permitting program editing during program execution	717/130
72	US 57428 22 A	<input checked="" type="checkbox"/>	Multithreaded processor which dynamically discriminates a parallel execution and a sequential execution of threads	718/102
73	US 57245 65 A	<input checked="" type="checkbox"/>	Method and system for processing first and second sets of instructions by first and second types of processing systems	712/245
74	US 53576 17 A	<input checked="" type="checkbox"/>	Method and apparatus for substantially concurrent multiple instruction thread processing by a single pipeline processor	712/245
75	US 44424 84 A	<input checked="" type="checkbox"/>	Microprocessor memory management and protection mechanism	711/163

Document	Pages	Printed	Missed	Copies
US006292845	10	10	0	1
US006324639	53	53	0	1
US006539469	7	7	0	1
US005978896	9	9	0	1
US006065110	9	9	0	1
US20010052053	55	55	0	1
US006691221	19	19	0	1
Total (7)	162	162	0	-

Summary

Printer: cpk2_2c21_gbkptr

UserID: f

Walk-Up Printing

for

HPS Trailer Page

	Document ID	U	Title	Current OR
1	US 20040 01568 4 A1	<input type="checkbox"/>	Method, apparatus and computer program product for scheduling multiple threads for a processor	712/245
2	US 20030 23352 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for converting memory instructions to prefetch operations during a thread switch window	711/137
3	US 20030 23339 4 A1	<input checked="" type="checkbox"/>	Method and apparatus for ensuring fairness and forward progress when executing multiple threads of execution	718/107
4	US 20030 04651 7 A1	<input checked="" type="checkbox"/>	Apparatus to facilitate multithreading in a computer processor pipeline	712/214
5	US 20030 02875 5 A1	<input checked="" type="checkbox"/>	Interprocessor register succession method and device therefor	712/216
6	US 20030 01868 4 A1	<input checked="" type="checkbox"/>	Multi-thread execution method and parallel processor system	718/102
7	US 20030 01447 2 A1	<input checked="" type="checkbox"/>	Thread ending method and device and parallel processor system	718/107
8	US 20030 01447 1 A1	<input checked="" type="checkbox"/>	Multi-thread execution method and parallel processor system	718/107
9	US 20010 05645 6 A1	<input checked="" type="checkbox"/>	PRIORITY BASED SIMULTANEOUS MULTI-THREADING	718/103
10	US 66584 47 B2	<input checked="" type="checkbox"/>	Priority based simultaneous multi-threading	718/103
11	US 63634 53 B1	<input checked="" type="checkbox"/>	Parallel processor with redundancy of processor pairs	711/2
12	US 62405 08 B1	<input checked="" type="checkbox"/>	Decode and execution synchronized pipeline processing using decode generated memory read queue with stop entry to allow execution generated memory read	712/219
13	US 61611 66 A	<input checked="" type="checkbox"/>	Instruction cache for multithreaded processor	711/125
14	US 58729 85 A	<input checked="" type="checkbox"/>	Switching multi-context processor and method overcoming pipeline vacancies	710/1
15	US 58225 78 A	<input checked="" type="checkbox"/>	System for inserting instructions into processor instruction stream in order to perform interrupt processing	712/244
16	US 55533 05 A	<input checked="" type="checkbox"/>	System for synchronizing execution by a processing element of threads within a process using a state indicator	718/106
17	US 55420 58 A	<input checked="" type="checkbox"/>	Pipelined computer with operand context queue to simplify context-dependent execution flow	713/502
18	US 55353 61 A	<input checked="" type="checkbox"/>	Cache block replacement scheme based on directory control bit set/reset and hit/miss basis in a multiheading multiprocessor environment	711/145
19	US 54044 69 A	<input checked="" type="checkbox"/>	Multi-threaded microprocessor architecture utilizing static interleaving	712/215

10

12a)

PROCESSING UNIT

28

PROCESSOR CORE

24

INSTRUCTION
CACHE

DATA CACHE

26

CACHE (L2)

30

12b)

PROCESSING UNIT


28

INSTRUCTION
CACHE



DATA CACHE

CACHE (L2)

Fig. 1
Prior Art



	Docum ent ID	U	Title	Current OR
1	DE 10110 504 A1	<input type="checkbox"/>	Use of threads in connection with processor and accessible data by transferring execution control to next thread in queue if first thread is blocked	
2	US 66256 35 B	<input type="checkbox"/>	Threads scheduling method for multi-threaded data processing system, involves allocating prespecified number of instructions to instruction counter which counts execution of instruction by threads sequentially	
3	DE 10110 504 A	<input type="checkbox"/>	Use of threads in connection with processor and accessible data by transferring execution control to next thread in queue if first thread is blocked	



	L #	Hits	Search Text	DBs
1	L4	493	(select\$3 execut\$3) near20 (thread context) near20 (sequential\$3 robin)	USPAT; US_PGPUB
2	L5	1692	(instruction adj2 (pointer counter) ip (address near10 (fetch\$3 prefetch\$3))) near20 (thread context)	USPAT; US_PGPUB
3	L6	75	4 and 5	USPAT; US_PGPUB
4	L7	34	(select\$3 execut\$3) near20 (thread context) near20 (sequential\$3 robin)	EPO; JPO; DERWENT; IBM_TDB
5	L8	89	(instruction adj2 (pointer counter) ip (address near10 (fetch\$3 prefetch\$3))) near20 (thread context)	EPO; JPO; DERWENT; IBM_TDB
6	L9	1	7 and 8	EPO; JPO; DERWENT; IBM_TDB
7	L10	1889	(instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (thread context)	USPAT; US_PGPUB
8	L11	19	4 and 10 not 6	USPAT; US_PGPUB
9	L12	114	(instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (thread context)	EPO; JPO; DERWENT; IBM_TDB
10	L13	2	7 and "13"	EPO; JPO; DERWENT; IBM_TDB
11	L14	3	7 and 12	EPO; JPO; DERWENT; IBM_TDB





Fig. 4

	Document ID	U	Title	Current OR
1	JP 20032 59440 A	<input type="checkbox"/>	MOBILE PORTABLE TERMINAL AND MANAGEMENT METHOD FOR PRESERVED PDP (PACKET DATA PROTOCOL) CONTEXT USED THEREFOR	
2	JP 20031 74671 A	<input checked="" type="checkbox"/>	MOBILE TERMINAL AND METHOD FOR MANAGING PDP CONTEXT IN ON-STATE AT ALL TIMES	
3	JP 20021 41931 A	<input checked="" type="checkbox"/>	ROUTER AND ROUTE CONTROL METHOD	
4	JP 20020 09938 A	<input checked="" type="checkbox"/>	SYSTEM AND METHOD FOR MULTISERVICE COMMUNICATION	
5	JP 20021 41931 A	<input checked="" type="checkbox"/>	ROUTER AND ROUTE CONTROL METHOD	
6	JP 20020 09938 A	<input checked="" type="checkbox"/>	SYSTEM AND METHOD FOR MULTISERVICE COMMUNICATION	
7	JP 06168 117 A	<input checked="" type="checkbox"/>	DATA PROCESSOR	
8	JP 04288 632 A	<input checked="" type="checkbox"/>	ONE-CHIP MICROCOMPUTER	
9	JP 04097 434 A	<input checked="" type="checkbox"/>	CONTROL SYSTEM FOR PROCESSING ASYNCHRONOUS EVENT	
10	JP 03186 572 A	<input checked="" type="checkbox"/>	THREAD HANDLING METHOD FOR TAIL END	
11	JP 03141 435 A	<input checked="" type="checkbox"/>	PROCESS SWITCHING SYSTEM	
12	JP 40206 6309 A	<input checked="" type="checkbox"/>	TWO-PIECE CLAMPING DEVICE	
13	JP 01292 430 A	<input checked="" type="checkbox"/>	PARALLEL PROCESSING PROCESSOR	
14	WO 31076 16 A1	<input checked="" type="checkbox"/>	METHOD AND APPARATUS FOR INTERNET PROTOCOL HEADERS COMPRESSION INITIALIZATION	
15	WO 30923 14 A1	<input checked="" type="checkbox"/>	OPTIMIZED INFORMATION TRANSFER ASSOCIATED WITH RELOCATION OF AN IP SESSION IN A MOBILE COMMUNICATIONS SYSTEM	
16	WO 30551 70 A1	<input checked="" type="checkbox"/>	METHOD AND SYSTEM FOR SECURE HANDLING OF ELECTRONIC BUSINESS TRANSACTIONS ON THE INTERNET	
17	EP 13220 90 A2	<input checked="" type="checkbox"/>	Mechanism for simplifying roaming in a communications system	
18	WO 20871 89 A1	<input checked="" type="checkbox"/>	SYSTEM FOR EMULATING A TERMINAL WHICH IS ADAPTED TO ACCESS A TELECOMMUNICATION NETWORK FROM A TERMINAL WHICH IS INADAPTED TO SAID ACCESS	
19	WO 20548 11 A1	<input checked="" type="checkbox"/>	POSITIONING OF TERMINAL EQUIPMENT	
20	EP 12138 92 A2	<input checked="" type="checkbox"/>	System and method for implementing a client side HTTP stack	



	Document ID	U	Title	Current OR
21	EP 11331 40 A2	<input checked="" type="checkbox"/>	Multi-service communication system and method	
22	EP 94236 5 A2	<input checked="" type="checkbox"/>	Context controller having instruction-based time slice task switching capability and processor employing the same	
23	WO 97373 03 A1	<input checked="" type="checkbox"/>	TITLE DATA NOT AVAILABLE	
24	EP 58010 9 A2	<input checked="" type="checkbox"/>	Data acces in a RISC digital signal processor.	
25	EP 13438 6 A2	<input checked="" type="checkbox"/>	Method and apparatus for executing object code instructions compiled from a high-level language source.	
26	NNRD4 29148	<input checked="" type="checkbox"/>	Controlled Server Side Execution Environment	
27	NNRD4 2676	<input checked="" type="checkbox"/>	Multiple Terminal Simulation Tool Utilizing Multiple Separate IP Addresses	
28	NN950 541	<input checked="" type="checkbox"/>	Memory Refresh Schemes For Transmission Control Protocol/Internet Protocol	
29	NN941 0425	<input checked="" type="checkbox"/>	Compound Document Client/Server Message Part Handler	
30	NN940 9521	<input checked="" type="checkbox"/>	Fragment Recovery When Implementing a Datagram Fragmentation Scheme	
31	NN930 5211	<input checked="" type="checkbox"/>	Multisequencing a Single Instruction Stream - Concurrent Execution on Alternative Decoder Paths	
32	NB891 0349	<input checked="" type="checkbox"/>	Threaded Code Design for SET Operations	
33	WO 20040 16026 A	<input checked="" type="checkbox"/>	Application level message carrying method for cellular network, involves delivering encapsulated message to receiver application process by transmitting signaling message	
34	US 20040 01311 6 A	<input checked="" type="checkbox"/>	Mobile IP functionality providing method for non mobile IP capable mobile node, involves discovering address of home agent by switching device and advertising address as care-of-address with respect to former address	
35	US 20040 01078 8 A	<input checked="" type="checkbox"/>	Hardware context allocation method for microprocessor, involves permanently allocating hardware content to specific virtual machines based on their resource requirements	
36	WO 20031 07616 A	<input checked="" type="checkbox"/>	Internet protocol headers decompressor node for initializing headers compression, has application module that decompresses application related Internet protocol packets exchanged with one of nodes using decompression context	
37	US 20030 22971 0 A	<input checked="" type="checkbox"/>	Incoming data stream matching method for use in broadband data networking equipment, involves determining potential pattern matches of contexts generated by dividing incoming data stream, in database of known signatures	
38	US 20030 21717 4 A	<input checked="" type="checkbox"/>	Internet protocol session initiating method, involves receiving session request containing host contact and device identifier with device address that is obtained by activation of packet data protocol context	
39	US 66508 77 B	<input checked="" type="checkbox"/>	Physical parameter sensing method for use with radio broadcast context, involves identifying data location for physical parameter transmitted from listener terminal, and returning identified location to listener	
40	WO 20030 92314 A	<input checked="" type="checkbox"/>	Internet protocol session relocation support method, involves determining potential next network node applicability to relocate Internet protocol session by capability information on set of capabilities	
41	CN 14507 50 A	<input checked="" type="checkbox"/>	Method for realizing multi-casting roam	
42	US 66256 35 B	<input checked="" type="checkbox"/>	Threads scheduling method for multi-threaded data processing system, involves allocating prespecified number of instructions to instruction counter which counts execution of instruction by threads sequentially	

四

CACHE COHERENCE PROTOCOL IN WHICH A LOAD INSTRUCTION HINT BIT IS EMPLOYED TO INDICATE DEALLOCATION OF A MODIFIED CACHE LINE SUPPLIED BY INTERVENTION

APPLICATIONS

CACHE COHERENCY PROTOCOL IN WHICH A LOAD INSTRUCTION HINT BIT WHICH IS EMPLOYED TO INDICATE DEALLOCATION OF A MODIFIED CACHE LINE SUPPLIED BY INTERVENTION CROSS-REFERENCES TO RELATED

	Document ID	U	Title	Current OR
43	US 20030 16970 4 A	<input checked="" type="checkbox"/>	Mobile communication terminal, has packet data protocol context management reestablishing context when terminal moves to service area after timer completes measuring full measuring time value before update timer	
44	DE 10205 907 A	<input checked="" type="checkbox"/>	Changing internet protocol access connections to remote IP unit establishes second connection between mobile client and server, using different addresses	
45	EP 13264 08 A	<input checked="" type="checkbox"/>	Enabling several virtual servers to participate in several private network address spaces by applying first IP space ID to translation procedures, enabling selection of current virtual server context	
46	US 20030 12605 9 A	<input checked="" type="checkbox"/>	IP (intellectual property) brokering system for use in anti-terrorism prevention and damage control, has IP brokering unit and communication unit for processing customer requirements and deliverable IP between customers and IP agent	
47	WO 20030 55170 A	<input checked="" type="checkbox"/>	Handling end-to-end Internet business transactions by generating session context with allocated IP address and user ID for validation by transaction manager	
48	KR 20030 54980 A	<input checked="" type="checkbox"/>	Incoming service method in mobile communication packet network	
49	US 20030 11279 4 A	<input checked="" type="checkbox"/>	General packet radio service telecommunications system has port assignment module which sequentially assigns multiple internet protocol addresses to same transmission control protocol ports	
50	US 20030 09754 8 A	<input checked="" type="checkbox"/>	Processing system e.g. pipelined computer processing system, selects address and instructions from respective context registers simultaneously for each cycle of execution of processor unit	
51	US 20030 03896 1 A	<input checked="" type="checkbox"/>	Client message structure for data processing system, includes formats having several message header segments for identifying message, and its property, that are produced in accordance with established protocol	
52	WO 20030 13165 A	<input checked="" type="checkbox"/>	Telecommunications arrangement for mobile packet switched communication system in which support node is interrogated to identify resource wasting hanging PDP contexts	
53	KR 20030 06093 A	<input checked="" type="checkbox"/>	Wap push service method in 3gpp imt-2000 packet network	
54	US 20020 19917 9 A	<input checked="" type="checkbox"/>	Code execution method for copyright protection of patent document, involves selecting entry corresponding to trigger instruction, for executing corresponding auxiliary code	
55	US 20020 15008 2 A	<input checked="" type="checkbox"/>	Voice call processing system for IP telephony, has real time streaming engine with higher priority and normal priority threads for transmitting audio data and silence data to VoIP gateway respectively	
56	KR 20020 77755 A	<input checked="" type="checkbox"/>	Nms platform using multiple thread	
57	WO 20025 4811 A	<input checked="" type="checkbox"/>	Position determination for terminal equipment e.g. mobile telephone in GPRS system that does not use GPS or other costly technologies	
58	US 20020 08784 3 A	<input checked="" type="checkbox"/>	Simultaneous multithreaded processor system delivers instruction pointers for active and inactive threads to processor logic and storage element, respectively	
59	US 20020 07813 5 A	<input checked="" type="checkbox"/>	Data moving method in application layer proxy, involves storing address pointer in send queue of communication connection, so as to move data from one communication connection to another connection	

	Document ID	U	Title	Current OR
60	JP 20021 41931 A	<input checked="" type="checkbox"/>	Router device for internet, has context ID rewriting unit which modifies similar context ID owned by several packets using unique number assigned to each address	
61	WO 20023 2170 A	<input checked="" type="checkbox"/>	Address de-registration in Internet protocol multimedia networks of addresses assigned to users in general packet radio service and Internet protocol multimedia networks for providing application services	
62	WO 20023 2084 A	<input checked="" type="checkbox"/>	Address de-registration from Internet protocol multimedia network to de-register addresses assigned to users using gating network element to detect communication channel deactivation	
63	WO 20021 1397 A	<input checked="" type="checkbox"/>	Header compression context control during handover in mobile data communication networks that prevents errors and communications loss during handover	
64	GB 23627 89 A	<input checked="" type="checkbox"/>	Real-time bit pattern search system in transport packet scheme, e.g. IP, ATM, has tracking unit which tracks search context information for each data stream portion	
65	US 20020 01243 3 A	<input checked="" type="checkbox"/>	Authentication method for a mobile node to a packet data network, e.g. IP, using shared secret key of the mobile and the network authentication center	
66	US 62956 00 B	<input checked="" type="checkbox"/>	Microprocessor for executing multithreaded program in computer, fetches new thread based on stored address in response to cache miss indication signal	
67	US 62955 57 B	<input checked="" type="checkbox"/>	Internet traffic simulator for testing ability of site to handle transport control protocol connections, retrieves information from transport control protocol connection and records statistics related to the information	
68	EP 11331 40 A	<input checked="" type="checkbox"/>	Multi-service communication system has PSTN gateway permitting unidirectional and bidirectional communication between PSTN interface and IP interface	
69	KR 20010 63804 A	<input checked="" type="checkbox"/>	Method for maintaining object consistency in distributed-object system	
70	KR 20010 48669 A	<input checked="" type="checkbox"/>	Method for interfacing application program of mobile event information	
71	KR 20010 35104 A	<input checked="" type="checkbox"/>	Method for registering mobile ip having minimum band in asynchronous mobile communication system	
72	WO 20013 1881 A	<input checked="" type="checkbox"/>	Internet protocol header compression initiation in packet switched network, involves initiating compression, when full header packet with modified header and inserted routing header is received by destination router	
73	KR 20010 07695 A	<input checked="" type="checkbox"/>	Chatting service method and system using virtual chatting server	
74	WO 20010 5171 A	<input checked="" type="checkbox"/>	Access network protocol context management method for use in access network, involves monitoring macro mobility registration at gateway node to determine necessity of access network protocol context	
75	KR 20010 02485 A	<input checked="" type="checkbox"/>	Multi-thread microprocessor for instruction fetch	
76	US 61515 69 A	<input checked="" type="checkbox"/>	User access reestablishing method to programs in computer system involves initiating multitasked execution of identified program with modified context registers of identified program	
77	WO 20006 4203 A	<input checked="" type="checkbox"/>	Multimedia related information transmission involves exchanging information between transport protocol layers in terminal and network device arrangements via octet stream and network transmission protocol layers	

	Document ID	U	Title	Current OR
78	JP 20001 12772 A	<input checked="" type="checkbox"/>	Data processing system of digital computer, has decoder which decodes instruction in sequence and detects context call instruction	
79	EP 94236 5 A	<input checked="" type="checkbox"/>	Instruction counter for triggering context controller switch to next background task	
80	US 58898 48 A	<input checked="" type="checkbox"/>	Intelligent peripheral operating method for telecommunication intelligent network	
81	US 57109 23 A	<input checked="" type="checkbox"/>	Communicating active messages among nodes of parallel processing computer system - performing procedure identified by instruction pointer on data structure identified by frame pointer in accordance with micro-thread, so that procedure uses Local Parameters pointer to locate additional parameters associated with procedure	
82	US 57548 30 A	<input checked="" type="checkbox"/>	Web/emulator server for providing persistent connection between client and legacy host system - in which applet code is downloaded to client system in response to receiving uniform resource locator associated with legacy host system	
83	JP 09185 515 A	<input type="checkbox"/>	System timer management method for IPS - by establishing interruption period of system timer using period establishing circuit based on system load condition detected by load detector according to interruption context	
84	JP 09034 848 A	<input type="checkbox"/>	Threading control method for distributed IPS - involves updating memory area containing mutual relationship between threads based on thread which accesses distributed virtual share memory	
85	US 54598 45 A	<input type="checkbox"/>	Instruction pipeline sequencing method - in which state information of instruction travels through pipe stages until instruction execution is completed	
86	EP 58010 9 A	<input type="checkbox"/>	Data processor with disc access in RISC DSP - determines prefetch and poststore addresses according to rule determined by context register with index indicative of this address stored in index register, all together forming a streamer between CPU and data memory	
87	US 54993 49 A	<input type="checkbox"/>	Parallel multi thread data processing system - has instruction pointer and frame pointer which identify instructions to be executed and operated on	
88	EP 13438 6 A	<input type="checkbox"/>	Object code execution appts. from high-level language source - includes host computer with emulator for low-level operations and language processor for high-level	
89	SU 61269 2 A	<input type="checkbox"/>	Conical crusher with slit regulator adjusting ring - has bracket on lock nut carrying lock connected to casing to simplify design	

**DESCRIPTION OF
EMBO**

HG. 5 is a chart illustrating the logic flow according to one implementation of the present invention.

Document ID	U	Title	Current OR
1 JP 20022 97414 A	<input type="checkbox"/>	SYSTEM SIMULATOR, SIMULATION METHOD AND SIMULATION PROGRAM	
2 JP 20020 73374 A	<input checked="" type="checkbox"/>	INTERRUPT SIMULATION METHOD AND DEVICE	
3 JP 20022 97414 A	<input checked="" type="checkbox"/>	SYSTEM SIMULATOR, SIMULATION METHOD AND SIMULATION PROGRAM	
4 JP 20020 73374 A	<input checked="" type="checkbox"/>	INTERRUPT SIMULATION METHOD AND DEVICE	
5 JP 09190 348 A	<input checked="" type="checkbox"/>	INSTRUCTION PREFETCH BUFFER CONTROL METHOD AND DEVICE THEREFOR AND INSTRUCTION PREFETCH BUFFER FLUSH METHOD	
6 JP 08227 364 A	<input checked="" type="checkbox"/>	METHOD AND DEVICE FOR EXECUTING SEQUENTIAL MULTITHREAD	
7 JP 03137 702 A	<input checked="" type="checkbox"/>	NUMERICALLY CONTROLLED THREAD CUTTING DEVICE	
8 DE 10110 504 A1	<input checked="" type="checkbox"/>	Use of threads in connection with processor and accessible data by transferring execution control to next thread in queue if first thread is blocked	
9 WO 97457 95 A1	<input checked="" type="checkbox"/>	PARALLEL PROCESSOR WITH REDUNDANCY OF PROCESSOR PAIRS	
10 WO 97076 21 A1	<input checked="" type="checkbox"/>	PARALLEL EXECUTION OF REQUESTS IN OSI AGENTS	
11 EP 73547 5 A2	<input checked="" type="checkbox"/>	Method and apparatus for managing objects in a distributed object operating environment	
12 EP 61736 1 A2	<input checked="" type="checkbox"/>	Scheduling method and apparatus for a communication network.	
13 US 20040 00302 3 A	<input checked="" type="checkbox"/>	Computer system processor selection method for loading processing thread, involves overwriting candidate/volunteer processor information based on comparison of load between candidate/volunteer processor	
14 US 66256 35 B	<input checked="" type="checkbox"/>	Threads scheduling method for multi-threaded data processing system, involves allocating prespecified number of instructions to instruction counter which counts execution of instruction by threads sequentially	
15 US 20030 04651 7 A	<input checked="" type="checkbox"/>	Multithreading apparatus for computer processor pipeline, has control unit statically scheduled to execute multiple threads in round robin succession to eliminate need for communication between pipeline stages	
16 JP 20030 52687 A	<input checked="" type="checkbox"/>	Multislice/cone beam computerized tomography devices undergo several interrelated image data corrective procedures of varying relevance/emphasis	
17 US 20020 10800 3 A	<input checked="" type="checkbox"/>	Data controller for peripheral device, generates transfer extend entries/retrieval for data transfer, automatically	
18 WO 20025 4246 A	<input checked="" type="checkbox"/>	Method for testing and monitoring parallel sequentially executed process sections, or threads, in an existing software development system by extension of thread handlers to include event tracers	
19 US 63341 71 B	<input checked="" type="checkbox"/>	Write-combining device for uncacheable stores in computer system, receives two stores for write-combining, if both stores are sequentially executed from same thread	

	Document ID	U	Title	Current OR
20	WO 20018 8713 A	<input checked="" type="checkbox"/>	Garbage collection process for computer memory pushes identifiers onto thread work queue and pops task identifiers from thread queue ends	
21	DE 10110 504 A	<input checked="" type="checkbox"/>	Use of threads in connection with processor and accessible data by transferring execution control to next thread in queue if first thread is blocked	
22	US 20020 00266 7 A	<input checked="" type="checkbox"/>	Embedded processor architecture for enabling multithreading, invokes zero-time context switches between end and beginning of program instruction execution states in threads	
23	US 62431 07 B	<input checked="" type="checkbox"/>	Graphics processor system performance optimizing method involves moving master thread between slave threads of respective processors to cause each processor to execute its graphics pipeline	
24	US 62054 94 B	<input checked="" type="checkbox"/>	Interface controller for disk drive, includes command queuing engine to generate data transfer descriptor for each initiator command and to form thread of sequential data transfers	
25	RD 43314 9 A	<input checked="" type="checkbox"/>	Improving performance score of multi-thread sequential read	
26	JP 10011 301 A	<input checked="" type="checkbox"/>	Multitask processing apparatus used in microprocessor - has memory for context provided separately from internal bus to store each context by which tasks are to be performed sequentially	
27	US 56969 15 A	<input checked="" type="checkbox"/>	Computer controlled display system associated routes user action controlling - determining if computer controlled display system is in first context then automatically sequentially executes each routine of first number of routines	
28	EP 90165 9 B	<input checked="" type="checkbox"/>	Parallel processor with redundancy of processor pairs - with direct pairing between processors of separate memory buses, such that two tightly coupled processors can reciprocally synchronise themselves and share internal register files	
29	US 58988 32 A	<input checked="" type="checkbox"/>	Organising CMIP request execution in OSI environment - providing sub threads within each main thread for simultaneous processing of multiple CMIP requests	
30	EP 83935 0 B	<input checked="" type="checkbox"/>	Transaction synchronisation method for processing system having agents and coordinator - sending vote indicating availability to commit from each agent to coordinator, and determining commit or back-out decision by coordinator when all votes are received	
31	US 54780 51 A	<input checked="" type="checkbox"/>	Mfg. elongated belt having sequentially located plastic components - by moulding component part and guide means with location determining means interconnected by cross-piece onto thread of compatible material at moulding station.	
32	EP 64908 7 A	<input checked="" type="checkbox"/>	Computer system for software function selection - has filtering mechanism for finding and selecting collection of software functions useful for user from collection of available software provided by software developers	
33	EP 64448 6 A	<input checked="" type="checkbox"/>	Management system for data access in computer disc memory system - groups together large data access tasks against partitions onto physical disc to be read from or written to, and executes tasks serially in accordance with disc task list	
34	US 53902 81 A	<input type="checkbox"/>	Deducing user intent and providing computer implemented services for pen-based computer - comparing new events with events stored in database, collecting into set, comparing to intent templates, and selecting best-guess hypothesis	

cache line of said first cache contains the value loaded by another processing unit and that the modified value has not been written to said system memory.

9. The computer system of claim 8 wherein said cache

10. The computer system of claim 9 wherein said cache indicates the value of said second cache to said second cache prior to said second cache receiving the modified value from said second cache, and wherein said second cache stores the modified value into said cache line of said second cache.

11. The computer system of claim 10 wherein said cache

12. The computer system of claim 10 wherein said cache coherency means further modulates the value in said cache line of the first cache in response to a store operation for an address associated with the value issued by said first processor in a transaction bus transaction from said first cache.

13. The computer system of claim 12 wherein said cache coherency means further assigns the second coherency state to said cache line of said first cache.

14. The computer system of claim 10 wherein said cache

15. Cache in response to said assigning of the first priority bits associated with said cache line of said first

coherency means further modulates a plurality of victimization second cache should deallocate the cache line, sources the second cache line of said first cache, and deallocated said cache to modelled value from said cache line of said second cache to modelled value of said first cache, and wherein said cache line of said second cache.

11. The computer system of claim 10 wherein said cache

12. The computer system of claim 11 wherein said cache

13. The computer system of claim 12 wherein said cache

14. The computer system of claim 13 wherein said cache

15. Cache in response to said assigning of the first priority bits associated with said cache line of said first

	L #	Hits	Search Text	DBs
1	L1	83	(plural plurality multiple multiplicity several number) adj5 ((instruction adj2 (pointer counter) ip ((instruction address) near10 (fetch\$3 prefetch\$3))) near20 (multithread\$3 thread context)	USPAT; US-PGPUB




FIG. 6

	Document ID	U	Title	Current OR
1	US 20040 06871 7 A1	<input type="checkbox"/>	System and method of utilizing a hardware component to execute an interpretive language	717/142
2	US 20040 06224 5 A1	<input checked="" type="checkbox"/>	TCP/IP offload device	370/392
3	US 20040 05452 2 A1	<input checked="" type="checkbox"/>	System and method to access web resources from wireless devices	704/8
4	US 20040 04960 0 A1	<input checked="" type="checkbox"/>	Memory management offload for RDMA enabled network adapters	709/250
5	US 20040 04736 6 A1	<input checked="" type="checkbox"/>	Method for dynamic flow mapping in a wireless network	370/466
6	US 20040 01989 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for optimizing performance in a multi-processing system	718/102
7	US 20040 01588 8 A1	<input checked="" type="checkbox"/>	Processor system including dynamic translation facility, binary translation program that runs in computer having processor system implemented therein, and semiconductor device having processor system implemented therein	717/136
8	US 20040 01067 9 A1	<input checked="" type="checkbox"/>	Reducing processor energy consumption by controlling processor resources	713/1
9	US 20030 21717 4 A1	<input checked="" type="checkbox"/>	Establishing an IP session between a host using SIP and a device without an IP address	709/237
10	US 20030 15430 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for aggregate network address routes	709/245
11	US 20030 11279 4 A1	<input checked="" type="checkbox"/>	System and method for multiple PDP contexts with a single PDP address at a GGSN	370/352
12	US 20030 09754 7 A1	<input checked="" type="checkbox"/>	Context scheduling	712/228
13	US 20030 07184 7 A1	<input checked="" type="checkbox"/>	Notification of messages to a terminal by means of vector image	345/772
14	US 20030 06021 0 A1	<input checked="" type="checkbox"/>	System and method for providing real-time and non-real-time services over a communications system	455/452 .1
15	US 20030 02623 0 A1	<input checked="" type="checkbox"/>	Proxy duplicate address detection for dynamic address allocation	370/338
16	US 20030 01447 3 A1	<input checked="" type="checkbox"/>	Multi-thread executing method and parallel processing system	718/107
17	US 20030 00514 4 A1	<input checked="" type="checkbox"/>	EFFICIENT CLASSIFICATION MANIPULATION AND CONTROL OF NETWORK TRANSMISSIONS BY ASSOCIATING NETWORK FLOWS WITH RULE BASED FUNCTIONS	709/235

g

Printed by HPS Server

for

Walk-Up_Printing

Printer: cpk2_2c21_gbkptr


Date: 04/07/04

Time: 09:19:27

Document Listing

Document	Selected Pages	Page Range	Copies
US006374333	11	1 - 11	1
US006389512	14	1 - 14	1
US006405307	18	1 - 18	1
US006536034	16	1 - 16	1
Total (4)	59	-	-

	Document ID	U	Title	Current OR
18	US 20020 19161 2 A1	<input checked="" type="checkbox"/>	Method and apparatus for automatically determining an appropriate transmission method in a network	370/392
19	US 20020 18778 8 A1	<input checked="" type="checkbox"/>	Mobile communications system	455/450
20	US 20020 18144 8 A1	<input checked="" type="checkbox"/>	Prevention of spoofing in telecommunications systems	370/352
21	US 20020 13620 6 A1	<input checked="" type="checkbox"/>	Recursive query for communications network data	370/352
22	US 20020 10796 4 A1	<input checked="" type="checkbox"/>	Mobile communication system and data transferring method for use with mobile communication system	709/225
23	US 20020 09984 4 A1	<input checked="" type="checkbox"/>	Load balancing and dynamic control of multiple data streams in a network	709/232
24	US 20020 06243 5 A1	<input checked="" type="checkbox"/>	PRIORITIZED INSTRUCTION SCHEDULING FOR MULTI-STREAMING PROCESSORS	712/7
25	US 20020 01071 0 A1	<input checked="" type="checkbox"/>	Method for characterizing a complex system	715/500
26	US 20010 03744 8 A1	<input checked="" type="checkbox"/>	Input replicator for interrupts in a simultaneous and redundantly threaded processor	712/244
27	US 20010 03744 7 A1	<input checked="" type="checkbox"/>	Simultaneous and redundantly threaded processor branch outcome queue	712/239
28	US 20010 03625 5 A1	<input checked="" type="checkbox"/>	Methods and apparatus for providing speech recognition services to communication system users	379/88.01
29	US 20010 02947 8 A1	<input checked="" type="checkbox"/>	System and method for supporting online auctions	705/37
30	US 67213 33 B1	<input checked="" type="checkbox"/>	Point to point protocol multiplexing/demultiplexing method and apparatus	370/469
31	US 67078 13 B1	<input checked="" type="checkbox"/>	Method of call control to minimize delays in launching multimedia or voice calls in a packet-switched radio telecommunications network	370/356
32	US 65325 54 B1	<input checked="" type="checkbox"/>	Network event correlation system using formally specified models of protocol behavior	714/43
33	US 65196 36 B2	<input checked="" type="checkbox"/>	Efficient classification, manipulation, and control of network transmissions by associating network flows with rule based functions	709/223
34	US H0020 51 H	<input checked="" type="checkbox"/>	System and method for providing multiple quality of service classes	370/395 .21
35	US 64775 62 B2	<input checked="" type="checkbox"/>	Prioritized instruction scheduling for multi-streaming processors	718/108
36	US 64346 76 B1	<input checked="" type="checkbox"/>	FIFO with random re-read support and its application	711/154



4,070,703 1/1978 Negt 711/5 16 Claims, 4 Drawing Sheets

U.S. PATENT DOCUMENTS

- | | |
|---|--|
| <p>Certain bits in existing op codes formats for a processor do not change from one instruction to another when particular classes of instructions are used. Applications optionally utilize one or more of these bits to identify one of a plurality of different register files from which to retrieve operands or to store the results of an operation. These bits along with allocated address bits in predetermined address fields now allow the processor to address many more registers. This can be used to increase the performance of the processor. Those programs not utilizing the bits outside of the address fields for designating a particular register file are backwards compatible with the modified processor.</p> | <p>[56] Attorney, Agent, or Firm—The Gunderson Law Firm
 [57] ABSTRACT</p> |
| <p>[21] Appl. No.: 787,339</p> | <p>Filed: Jan. 27, 1997</p> |
| <p>[22] Assignee: Sun Microsystems, Inc., Palo Alto,
Sunnyvale, Calif.</p> | <p>[73] Assignee: Sun Microsystems, Inc., Palo Alto,
Sunnyvale, Calif.</p> |
| <p>[23] U.S. Cl.</p> | <p>[51] Inv. Cl. G60F 12/02</p> |
| <p>[24] Field of Search</p> | <p>[52] U.S. Cl. 711/2</p> |
| <p>[25] Field of Search</p> | <p>[53] U.S. Cl. 364/DIG. 2 MS File, 395/376, 711/2, S,</p> |
| <p>[26] Field of Search</p> | <p>[54] Field of Search</p> |
| <p>[27] References Cited</p> | <p>[55] Attorney, Agent, or Firm—The Gunderson Law Firm</p> |

TECHNIQUE

[54] AUXILIARY REGISTER FILE ACCESSING

Sunnyvale: Games

Ferrillito; Eric T. Anderson, both of

J. Arjun Prabhu

TECHNIQUE

Praabhu et al.

[19] **U**nitred States of America

三

W4661.262000

A standard linear barcode representing the number 110358453072.

	Docum ent ID	U	Title	Current OR
37	US 63380 78 B1	<input checked="" type="checkbox"/>	System and method for sequencing packets for multiprocessor parallelization in a computer network system	718/102
38	US 62956 00 B1	<input checked="" type="checkbox"/>	Thread switch on blocked load or store using instruction thread field	712/228
39	US 62955 57 B1	<input checked="" type="checkbox"/>	Apparatus for simulating internet traffic	709/224
40	US 62928 88 B1	<input checked="" type="checkbox"/>	Register transfer unit for electronic processor	712/225
41	US 62721 48 B1	<input checked="" type="checkbox"/>	Scheme for reliable communications via radio and wire networks using transport layer connection	370/469
42	US 62333 15 B1	<input checked="" type="checkbox"/>	Methods and apparatus for increasing the utility and interoperability of peripheral devices in communications systems	379/88. 01
43	US 62298 80 B1	<input checked="" type="checkbox"/>	Methods and apparatus for efficiently providing a communication system with speech recognition capabilities	379/88. 01
44	US 61547 77 A	<input checked="" type="checkbox"/>	System for context-dependent name resolution	709/227
45	US 58549 13 A	<input type="checkbox"/>	Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures	712/210

FIG. 3A (PRIOR ART)

Opcode	op3	opf	Operation
FDIVg	110100	00100 1111	DIVIDE QUAD
FDIVd	110100	00100 1110	DIVIDE DOUBLE
FDIVs	110100	00100 1101	DIVIDE SINGLE
FMULdg	110100	00110 1110	MULTPLY DOUBLE TO QUAD
FSMULd	110100	00110 1001	MULTPLY SINGLE TO DOUBLE
FMULg	110100	00100 1011	MULTPLY QUAD
FMULD	110100	00100 1010	MULTPLY DOUBLE
FMULs	110100	00100 1001	MULTPLY SINGLE
Opcode	op3	opf	Operation

FIG. 2 (PRIOR ART)

Opcode	opf	Opertion
FPSUB32S	0 0101 0111	ONE 32-BIT SUBTRACT
FPSUB32	0 0101 0110	TWO 32-BIT SUBTRACT
FPSUB16S	0 0101 0101	TWO 16-BIT SUBTRACT
FPSUB16	0 0101 0100	FOUR 16-BIT SUBTRACT
FPADD32S	0 0101 0011	ONE 32-BIT ADD
FPADD32	0 0101 0010	TWO 32-BIT ADD
FPADD16S	0 0101 0001	TWO 16-BIT ADD
FPADD16	0 0101 0000	FOUR 16-BIT ADD
Opcode	opf	Opertion


FIG. 1 (PRIOR ART)

31	30	29	25	24	19	18	14	13	5	4	0
rd	op3	opf	rs1	opf	rs1	opf	rs1	opf	rs1	opf	rd

10

	Document ID	U	Title	Current OR
1	US 20040 06871 7 A1	<input type="checkbox"/>	System and method of utilizing a hardware component to execute an interpretive language	717/142
2	US 20040 06224 5 A1	<input checked="" type="checkbox"/>	TCP/IP offload device	370/392
3	US 20040 05452 2 A1	<input checked="" type="checkbox"/>	System and method to access web resources from wireless devices	704/8
4	US 20040 04977 4 A1	<input checked="" type="checkbox"/>	REMOTE DIRECT MEMORY ACCESS ENABLED NETWORK INTERFACE CONTROLLER SWITCHOVER AND SWITCHBACK SUPPORT	719/312
5	US 20040 04960 0 A1	<input checked="" type="checkbox"/>	Memory management offload for RDMA enabled network adapters	709/250
6	US 20040 04736 6 A1	<input checked="" type="checkbox"/>	Method for dynamic flow mapping in a wireless network	370/466
7	US 20040 03479 7 A1	<input checked="" type="checkbox"/>	Domain-less service selection	713/201
8	US 20040 01989 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for optimizing performance in a multi-processing system	718/102
9	US 20040 01588 8 A1	<input checked="" type="checkbox"/>	Processor system including dynamic translation facility, binary translation program that runs in computer having processor system implemented therein, and semiconductor device having processor system implemented therein	717/136
10	US 20040 01067 9 A1	<input checked="" type="checkbox"/>	Reducing processor energy consumption by controlling processor resources	713/1
11	US 20030 21717 4 A1	<input checked="" type="checkbox"/>	Establishing an IP session between a host using SIP and a device without an IP address	709/237
12	US 20030 21266 0 A1	<input checked="" type="checkbox"/>	Database scattering system	707/1
13	US 20030 20448 2 A1	<input checked="" type="checkbox"/>	Data search system	707/1
14	US 20030 19822 6 A1	<input checked="" type="checkbox"/>	SEGMENTATION PROTOCOL THAT SUPPORTS COMPRESSED SEGMENTATION HEADERS	370/393
15	US 20030 15430 7 A1	<input checked="" type="checkbox"/>	Method and apparatus for aggregate network address routes	709/245
16	US 20030 11279 4 A1	<input checked="" type="checkbox"/>	System and method for multiple PDP contexts with a single PDP address at a GGSN	370/352
17	US 20030 10597 6 A1	<input checked="" type="checkbox"/>	Flow-based detection of network intrusions	713/201

FIG. 7



	Document ID	U	Title	Current OR
18	US 20030 09754 8 A1	<input checked="" type="checkbox"/>	Context execution in pipelined computer processor	712/228
19	US 20030 09754 7 A1	<input checked="" type="checkbox"/>	Context scheduling	712/228
20	US 20030 08433 7 A1	<input checked="" type="checkbox"/>	Remotely controlled failsafe boot mechanism and manager for a network device	713/200
21	US 20030 08158 2 A1	<input checked="" type="checkbox"/>	Aggregating multiple wireless communication channels for high data rate transfers	370/338
22	US 20030 07184 7 A1	<input checked="" type="checkbox"/>	Notification of messages to a terminal by means of vector image	345/772
23	US 20030 06021 0 A1	<input checked="" type="checkbox"/>	System and method for providing real-time and non-real-time services over a communications system	455/452 .1
24	US 20030 05775 1 A1	<input checked="" type="checkbox"/>	Dude tandem	297/243
25	US 20030 03354 1 A1	<input checked="" type="checkbox"/>	Method and apparatus for detecting improper intrusions from a network into information systems	713/201
26	US 20030 02623 0 A1	<input checked="" type="checkbox"/>	Proxy duplicate address detection for dynamic address allocation	370/338
27	US 20030 01447 3 A1	<input checked="" type="checkbox"/>	Multi-thread executing method and parallel processing system	718/107
28	US 20030 01447 1 A1	<input checked="" type="checkbox"/>	Multi-thread execution method and parallel processor system	718/107
29	US 20030 00514 4 A1	<input checked="" type="checkbox"/>	EFFICIENT CLASSIFICATION MANIPULATION AND CONTROL OF NETWORK TRANSMISSIONS BY ASSOCIATING NETWORK FLOWS WITH RULE BASED FUNCTIONS	709/235
30	US 20020 19161 2 A1	<input checked="" type="checkbox"/>	Method and apparatus for automatically determining an appropriate transmission method in a network	370/392
31	US 20020 18778 8 A1	<input checked="" type="checkbox"/>	Mobile communications system	455/450
32	US 20020 18144 8 A1	<input checked="" type="checkbox"/>	Prevention of spoofing in telecommunications systems	370/352
33	US 20020 13620 6 A1	<input checked="" type="checkbox"/>	Recursive query for communications network data	370/352
34	US 20020 10796 4 A1	<input checked="" type="checkbox"/>	Mobile communication system and data transferring method for use with mobile communication system	709/225

FIG. 2 illustrates the addition/subtraction subset of the visual instruction set (VIS) for a VIS functional unit, used typically for generating a graphics display created by a computer. FIG. 2 shows the alpha-numerics of code, the correspondence code in the opf field in the format of FIG. 1, and a description of the operation performed. The identity of the operators on which the operation is performed and the storage location for the result of the operation are identified in the res, R2, and rd fields in the opf code format of FIG. 1. VIS instructions is conveyed in the op3 field (FIG. 1) by the previously described. The fact that the opf field identifies in the res, R2, and rd fields in the opf code format of FIG. 1, s

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 5 is the top code format of FIG. 1 modified to illustrate bit positions 9 and 13 in a booting point of code which identify a particular register file.

FIG. 6 illustrates the prefunction portions of a processor having a plurality of register files, where a particular register file is identified using bits in an op code format which were previously used for a different purpose.

FIG. 7 is a flowchart of a method carried out in accordance with one embodiment of the invention.

FIG. 4 is similar to the one of code format of FIG. 1 but modified to illustrate bit positions 12 and 13 in a VIS op code which identify a particular register file, out of a plurality of register files, which is addressed by the R1, R2, R3 fields.

FIG. 3B illustrates a more complete instruction set for the processor.

FIG. 3A illustrates a partial instruction set for a floating-point multiply or divide operation for an UltraSPARC™ processor.

FIG. 1 illustrates a 32-bit op code format for an UltraS-_P RISC processor.

BRIEF DESCRIPTION OF THE DRAWINGS

to another when particular classes of instructions are used. One example of such bits are in bit positions 12 and 13 of the op code format for the UltraSPARC™ processor for a VIS operation. In the instruction set for the VIS operations, bits 12 and 13 are always 00. Another example of such bits are in bit positions 9 and 13 for the class of floating point operations. Bits 9 and 13 are always 00.

Particular address of the register file has 64 bits.

Functional units, such as a floating point adder and multiplier and a VLS functional unit, require the full 32 addressable locations in the register file for worst case operations. It would be desirable to increase the number of functional units carrying out the operations in order to perform a number of operations simultaneously to increase the overall speed of the processor. However, the optimal performance architecture of the UltraSPARC™ processor, used with a variety of architectures, such as the 32-bit architecture of the UltraSPARC™ processor, to access additional register files while using the existing code format shown in Fig. 1.

Applications have discovered a technique which can be used with a variety of architectures to certain bit positions in the code format. Bits do not change from one instruction to another. Application programs have identified certain bit positions in the code format which are not used by the UltraSPARC™ processor, to access additional register files while using the existing code format shown in Fig. 1.

SUMMARY

The number of addressable registers remains constant at 32. The benefit of adding more functional units is not realized if the speed of the processor. However, the optimal performance number of operations simultaneously to increase the overall speed of the processor. It is possible to increase the overall performance of the processor by increasing the number of functional units. This would increase the number of functional units carrying out the operations in order to perform a number of operations simultaneously to increase the overall speed of the processor. However, the optimal performance architecture of the UltraSPARC™ processor, used with a variety of architectures, such as the 32-bit architecture of the UltraSPARC™ processor, to access additional register files while using the existing code format shown in Fig. 1.

SUMMARY

The following background information is in the context of a processor having a 32-bit architecture, but applies to virtually any architecture. Fig. 1 illustrates a 32-bit operation code (op code) structure for a UniSPARC™ processor. The op code 10 contains various fields including an operation field (opf) identifying the specific operation to be performed, a first operand field (r1), a second operand field (r2) identifying the address of the first operand in a register file, a result field (rd) identifying the address of the second operand in a register file, and a general class field (gpf) identifying the class of the operation to be stored, and a general class field (gpf) identifying the operation to be performed such as a floating point (FP) operation, a visual instruction set (VIS) operation (typically used for graphics displays), or a load/store operation. Bit positions 30 and 31 identify a larger class. The bit positions of the various integer operations, or a load/store operation. Bit positions 30 and 31 identify a larger class.

BACKGROUND

This implementation relates to addressing each unique identifier using a fixed institution format, particularly, to a technique for addressing additional registration files using a fixed institution format.

FIELD OF THE INVENTION

TECHNIQUE

MAIL PAY PERISTER FILE ACCESSING

	Document ID	U	Title	Current OR
35	US 20020 09984 4 A1	<input checked="" type="checkbox"/>	Load balancing and dynamic control of multiple data streams in a network	709/232
36	US 20020 08784 3 A1	<input checked="" type="checkbox"/>	Method and apparatus for reducing components necessary for instruction pointer generation in a simultaneous multithreaded processor	712/228
37	US 20020 08757 3 A1	<input checked="" type="checkbox"/>	Automated prospecter and targeted advertisement assembly and delivery system	707/102
38	US 20020 06243 5 A1	<input checked="" type="checkbox"/>	PRIORITIZED INSTRUCTION SCHEDULING FOR MULTI-STREAMING PROCESSORS	712/7
39	US 20020 04282 1 A1	<input checked="" type="checkbox"/>	System and method for monitoring and analyzing internet traffic	709/223
40	US 20020 01071 0 A1	<input checked="" type="checkbox"/>	Method for characterizing a complex system	715/500
41	US 20010 05645 6 A1	<input checked="" type="checkbox"/>	PRIORITY BASED SIMULTANEOUS MULTI-THREADING	718/103
42	US 20010 04868 0 A1	<input checked="" type="checkbox"/>	Method and apparatus for packet transmission with header compression	370/389
43	US 20010 03744 8 A1	<input checked="" type="checkbox"/>	Input replicator for interrupts in a simultaneous and redundantly threaded processor	712/244
44	US 20010 03744 7 A1	<input checked="" type="checkbox"/>	Simultaneous and redundantly threaded processor branch outcome queue	712/239
45	US 20010 03625 5 A1	<input checked="" type="checkbox"/>	Methods and apparatus for providing speech recognition services to communication system users	379/88.01
46	US 20010 02947 8 A1	<input checked="" type="checkbox"/>	System and method for supporting online auctions	705/37
47	US 20010 01005 3 A1	<input checked="" type="checkbox"/>	Service framework for a distributed object network system	718/105
48	US 67218 06 B2	<input checked="" type="checkbox"/>	Remote direct memory access enabled network interface controller switchover and switchback support	719/312
49	US 67213 33 B1	<input checked="" type="checkbox"/>	Point to point protocol multiplexing/demultiplexing method and apparatus	370/469
50	US 67078 13 B1	<input checked="" type="checkbox"/>	Method of call control to minimize delays in launching multimedia or voice calls in a packet-switched radio telecommunications network	370/356
51	US 66584 47 B2	<input checked="" type="checkbox"/>	Priority based simultaneous multi-threading	718/103
52	US 66256 35 B1	<input checked="" type="checkbox"/>	Deterministic and preemptive thread scheduling and its use in debugging multithreaded applications	718/102
53	US 65642 67 B1	<input checked="" type="checkbox"/>	Network adapter with large frame transfer emulation	709/250

In the examples provided herein, the three 5-bit address fields in the op code of each byte utilizing only two unused bits in the op code. This

If a customer desires faster processing, the customer may purchase a processor containing additional functional units and a plurality of registers files, such as shown in FIG. 6. In such a case, the programmer may then use the bits 12 and 13, such as in the VLS of code 10 to access any one of four register files, each having 32 addresses. The processor may be scaled to 32, 64, or 128 registers, depending upon the needs of the customer, without affecting the instruction set or code format. Other customers do not requiring the addition of registers files. This minimizes board space and weight of the modified processor so that it can run on existing programs.

(e) From a register file and processed by a functional unit.

In certain operations, only a single register is involved. Thus, the number of addressable registers may be increased by four times without changing the code format or the instruction set. If the programmer decides not to take advantage of the increased flexibility of the processor, the modified program would only use the traditional op codes defined in FIGs. 2, 3A, and 3B to always access the first register file 18.

In step 7, the functional unit stores the result of the operation. In the functional unit stores the result of the operation in the address identified in the rd field, shown in Fig. 4, in the selected register file.

In step 6, the functional unit carries out the operation on

In step 5, the 5-bit operand address fields (LS1 and LS2) illustrate the two operands in the controller 36 to address the two registers in the selected register file. Although the LS1 and LS2 fields are free bits, these fields can now address one of 128 locations using the present invention. These two operands are then used by the registers in the functional unit via a data bus 20 of the memoryless bus. In this embodiment, the FP and VLSI multipliers 40-43 share the same data buses and the FP and VLSI multipliers 44-47 share the same data buses.

In step 4, the one or more bits in the bit positions containing the identifier of the register file are decoded by decoder 50 to select one of the four register files 18-21. In the illustrated example, each of the four register files 18-21 have 32 addresses and 64 bits per word. Register file 18 is dedicated to the Z-bit code 00 in bit positions 11-13 (assuming a VIS instruction), register file 19 is dedicated by the code 10, and register file 20 is dedicated by the code 11, and register file 21 is dedicated by the code 11.

Contoller 36 addresses the register files to retrieve the appropriate memory location entries.

The instruction in the instruction cache 30 is then provided to FPGAs 4 or 5 in the form of code for module 11 or 16 in FPGAs 4 or 5 is provided from an external RAM 24 into an instruction queue 32 which is one embodiment of an instruction queue 32, under the control of an instruction queue controller 36, is applied in step 1 of FIG. 7. ContROLLER 36 then displays the instructions to the proper functional unit 40-47 (step 2 in FIG. 7). Examples of functional units are illustrated as floating point and VLSI adders 40-43 and floating point and VLSI multipliers 44-47. Additional functional units would typically exist. ContROLLER 36 determines the availability of the various functional units prior to tasks like a particular functional unit to carry out the instruction. ContROLLER 36 is used to determine which functional unit to use based on the available functional units.

An application of this technique will now be described with respect to FIGS. 6 and 7. FIG. 6 illustrates modifications to a conventional processor for implementing the present invention. Since the architecture of processors is well known to those skilled in the art, a detailed description is not necessary to fully explain

FIG. 5 illustrates a similar set of code formats. In the opt field used to identify a particular register file, bits 9 and 10 of the VIS and floating point fields are used to identify the two bit positions 9 and 10 in the opt field used to identify a particular register file. Since two bits in the VIS and floating point code are available for designating a register file, due to these two bits being always the same, one of up to four registers like may be identified in these two bit positions. Thus, since up to four register files, each having 32 addresses, can be identified by identifying one out of 32 addresses, the registers have been increased from 32 to up to 128.

FIG. 4 illustrates an up code format. It is similar to that of FIG. 1 but modified to identify the two bit positions 12 and 13 in the operation field of a VLS operation, which now contains bits for identifying a particular register file among a plurality of registers.

HIG. 3A illustrates a partial instruction set for a floating-point multiplication and divide function unit which includes the floating-point multiplier and divider instruction set for floating-point operations. HIG. 3B is a more complete instruction set for the floating-point unit operations, identifying the particular operation to be performed, and a description of the corresponding operation. Well, 13 is the code word for identify the functional unit, the code in the op field for identify the functional unit which identifies the floating-point multiplier and divider instruction set for floating-point operations. HIG. 3C has a more complete instruction set for the floating-point unit operations, identifying the operation to be performed, and a description of the corresponding operation. Well, 13 is the code word for identify the functional unit, the code in the op field for identify the functional unit which identifies the floating-point multiplier and divider instruction set for floating-point operations. HIG. 3D illustrates a similar situation as HIG. 3C, but for floating-point division. Well, 13 is the code word for identify the functional unit, the code in the op field for identify the functional unit which identifies the floating-point multiplier and divider instruction set for floating-point operations. HIG. 3E illustrates a similar situation as HIG. 3C, but for floating-point multiplication. Well, 13 is the code word for identify the functional unit, the code in the op field for identify the functional unit which identifies the floating-point multiplier and divider instruction set for floating-point operations.

	Document ID	U	Title	Current OR
54	US 65325 54 B1	<input checked="" type="checkbox"/>	Network event correlation system using formally specified models of protocol behavior	714/43
55	US 65196 36 B2	<input checked="" type="checkbox"/>	Efficient classification, manipulation, and control of network transmissions by associating network flows with rule based functions	709/223
56	US H0020 51 H	<input checked="" type="checkbox"/>	System and method for providing multiple quality of service classes	370/395 .21
57	US 64775 62 B2	<input checked="" type="checkbox"/>	Prioritized instruction scheduling for multi-streaming processors	718/108
58	US 64704 43 B1	<input checked="" type="checkbox"/>	Pipelined multi-thread processor selecting thread instruction in inter-stage buffer based on count information	712/205
59	US 64346 76 B1	<input checked="" type="checkbox"/>	FIFO with random re-read support and its application	711/154
60	US 64337 95 B1	<input checked="" type="checkbox"/>	System for integrating an on-line service community with a foreign service	345/738
61	US 63634 24 B1	<input checked="" type="checkbox"/>	Reuse of services between different domains using state machine mapping techniques	709/224
62	US 63380 78 B1	<input checked="" type="checkbox"/>	System and method for sequencing packets for multiprocessor parallelization in a computer network system	718/102
63	US 62956 00 B1	<input checked="" type="checkbox"/>	Thread switch on blocked load or store using instruction thread field	712/228
64	US 62955 57 B1	<input checked="" type="checkbox"/>	Apparatus for simulating internet traffic	709/224
65	US 62928 88 B1	<input checked="" type="checkbox"/>	Register transfer unit for electronic processor	712/225
66	US 62721 48 B1	<input checked="" type="checkbox"/>	Scheme for reliable communications via radio and wire networks using transport layer connection	370/469
67	US 62333 15 B1	<input checked="" type="checkbox"/>	Methods and apparatus for increasing the utility and interoperability of peripheral devices in communications systems	379/88. 01
68	US 62298 80 B1	<input checked="" type="checkbox"/>	Methods and apparatus for efficiently providing a communication system with speech recognition capabilities	379/88. 01
69	US 62232 74 B1	<input checked="" type="checkbox"/>	Power-and speed-efficient data storage/transfer architecture models and design methodologies for programmable or reusable multi-media processors	712/34
70	US 62162 20 B1	<input checked="" type="checkbox"/>	Multithreaded data processing method with long latency subinstructions	712/219
71	US 62090 18 B1	<input checked="" type="checkbox"/>	Service framework for a distributed object network system	718/105
72	US 61547 77 A	<input checked="" type="checkbox"/>	System for context-dependent name resolution	709/227
73	US 61051 27 A	<input checked="" type="checkbox"/>	Multithreaded processor for processing multiple instruction streams independently of each other by flexibly controlling throughput in each instruction stream	712/215
74	US 60731 59 A	<input checked="" type="checkbox"/>	Thread properties attribute vector based thread selection in multithreading processor	718/103
75	US 60527 08 A	<input checked="" type="checkbox"/>	Performance monitoring of thread switch events in a multithreaded processor	718/108
76	US 60208 84 A	<input checked="" type="checkbox"/>	System integrating an on-line service community with a foreign service	345/747

	Docum ent ID	U	Title	Current OR
77	US 59000 25 A	<input checked="" type="checkbox"/>	Processor having a hierarchical control register file and methods for operating the same	712/248
78	US 58812 77 A	<input checked="" type="checkbox"/>	Pipelined microprocessor with branch misprediction cache circuits, systems and methods	712/239
79	US 58549 13 A	<input checked="" type="checkbox"/>	Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures	712/210
80	US 58128 11 A	<input checked="" type="checkbox"/>	Executing speculative parallel instructions threads with forking and inter-thread communication	712/216
81	US 57963 93 A	<input checked="" type="checkbox"/>	System for intergrating an on-line service community with a foreign service	345/733
82	US 57245 65 A	<input checked="" type="checkbox"/>	Method and system for processing first and second sets of instructions by first and second types of processing systems	712/245
83	US 53576 17 A	<input type="checkbox"/>	Method and apparatus for substantially concurrent multiple instruction thread processing by a single pipeline processor	712/245

a register file, said instruction also including a design-N bits designation having a second storage location for a result of an operation carried out by a designated functional unit, said instruction also containing one or more selected register file to apply said operand to a design-selected register file to read an operand from said said controller applying said first address to said based on said one or more register file selection bits, said controller addressing a second storage location having a second address having a plurality of register files as a selected register file and pluralities receiving said instruction and selecting one of